


FIG. 1



2 / 28

FIG. 2





FIG. 3



3 / 28

## FIG. 4

## (A) [MASTER INTEGRATED CIRCUIT]

ENi code	NMOS size (um)	I/O Power supply voltage VDDQ (V)			
		1.5	1.8	2.2	2.5
(001)	44	566	345	231	189
(010)	88	283	173	116	95
(011)	132	189	115	77	63
(100)	176	142	86	58	47
(101)	220	113	69	46	38
(110)	264	94	58	39	32
(111)	308	81	49	33	27

A1 B1

## (B) [SLAVE INTEGRATED CIRCUIT]

ENi code	NMOS size (um)	I/O Power supply voltage VDDQ (V)			
		1.5	1.8	2.2	2.5
(001)	40	228	182	151	136
(010)	80	114	91	76	68
(011)	120	76	61	50	45
(100)	160	57	46	38	34
(101)	200	46	36	30	27
(110)	240	38	30	25	23
(111)	280	33	26	22	19

A2 B2

FIG. 5






FIG. 6




6 / 28

FIG. 7



*FIG. 8*



*FIG. 9*




FIG. 10






FIG. 11




9 / 28

FIG. 12



10 / 28

FIG. 13



11 / 28

FIG. 14





FIG. 15


To	From	What	to	CODE from	what
All	Master	START ALL SETTING MODES	000	100	0000
All	Master	COMPLETE ALL SETTING MODES	000	100	0001
VGEN	Master	REQUEST VOLTAGE SETTING ( UP )	111	100	0010
VGEN	Master	REQUEST VOLTAGE SETTING ( DOWN )	111	100	0011
Master	VGEN	COMPLETE VOLTAGE SETTING	100	111	0100
Slave	Master	REQUEST TO START W SETTING	id	100	0101
Slave	Master	REQUEST TO SET W STANDARD VALUE	id	100	0110
Master	Slave	COMPLETE W SETTING ( SUCCEEDED )	100	id	0111
Master	Slave	COMPLETE W SETTING ( FAILED )	100	id	1000

FIG. 16



13 / 28

FIG. 17



14 / 28

FIG. 18





FIG. 19



15 / 28

FIG. 20





FIG. 21



16 / 28

FIG. 22





FIG. 23



17 / 28

FIG. 24




FIG. 25




FIG. 26





FIG. 27







FIG. 29



22 / 28

FIG. 30






FIG. 31 (INFORM STARTING ALL SETTING)




24 / 28

FIG. 32




25 / 28

FIG. 33




26 / 28

FIG. 34



27 / 28

*FIG. 35*



28 / 28

*FIG. 36*

